Abstract-We present a MOS Capacitance-Voltage measurement methodology that, contrary to present methods, is highly robust against gate leakage current densities up to 1000 A/cm 2 . The methodology features specially designed RF test structures and RF measurement frequencies. It allows MOS parameter extraction in the full range of accumulation, depletion, and inversion.
I. INTRODUCTION
A S CMOS device dimensions are scaled below 100 nm, the concurrent gate dielectric thinning leads to progressively higher gate leakage currents. Tunnel current densities around 100 A/cm are foreseen for the near future in some CMOS logic applications [1] . Although this may be acceptable from a functional point of view, such leakage currents complicate fundamental MOS characterization techniques like charge pumping [2] , time-dependent dielectric breakdown tests [3] , and capacitance-voltage ( -) measurements [4] - [8] . Gate leakage affects the measurement of the capacitance-voltage characteristic as well as its interpretation. This can be understood conceptually by considering a simple three-element equivalent circuit for the leaky MOS capacitor as sketched in Fig. 1 . The capacitance is connected in parallel to a (strongly bias-dependent) differential conductance arising from gate current. An external resistance , originating e.g., from gate resistance, is also inevitable. Equations (1)-(4) in Fig. 1 give the analytic expressions for the impedance , the quality factor , and the optimum measurement frequency at which the quality factor reaches its maximum value . Measurement at will lead to the most accurate value for . A capacitance measurement is only straightforward when the capacitance is large enough (typically at least 1 pF) and when the quality factor is larger than 10. In case of a quality factor below unity, it is hardly possible to obtain a good estimate of the capacitance. capacitor with equations for its impedance Z, the related quality factor Q(!), and the maximum achievable quality factor Q found at frequency f .
To obtain
, it follows from (4) that should satisfy (5) This equation shows that the higher the gate leakage (and hence ), the lower the external resistance must be. This can be achieved by a careful design of the test structure: abundant, nearby well contacts and a small gate area. (For a sufficiently high total capacitance, several devices with separate well contacts can be connected in parallel, as in [9] .) The minimum frequency for can then be expressed as
For a 10 10 m MOS capacitor with 10 A/cm gate leakage, typical values are pF, , and -100 , leading to MHz. Note that is independent of device width and length and is independent of the external resistance . Therefore, it cannot be reduced by design improvements. As a direct consequence, high leakage dielectrics demand high measurement frequencies, driving us into the gigahertz range.
II. DEVICE FABRICATION AND CHARACTERIZATION
The experimental study of -measurements at gigahertz frequencies (RF-CV measurements) is carried out using transistors designed for two-port RF measurements in ground-signal-ground configuration. They consist of many gates connected in parallel, with a layout resulting in very low gate resistance and low well resistance (see e.g., [9] ). Submicron channel lengths are used to achieve a low channel resistance.
Devices were fabricated in a standard 6-metal 0.12 m CMOS flow and in a single-metal 0.18 m CMOS research process. -parameter measurements in the range 0.1-48 GHz were carried out on-wafer using a HP 8510C network analyzer. The gate was connected to Port 1, and the drain connected to Port 2. The gate was biased, and the other terminals were grounded. The measurements were accompanied by SOLT calibration and open-short de-embedding [10] .
III. VALIDATION OF RF-CV MEASUREMENTS
Capacitance-voltage measurements between 0.5 and 10 GHz are shown on the left side of Fig. 2 . The device capacitance is computed as Im . It is only a good approximation of the MOS capacitance when the external resistance is negligible. At the lowest frequencies, the shape of the curve is as expected, with the accumulation behavior of an ultra-thin dielectric and inversion capacitance decreasing due to gate depletion. The depletion region around V shows only a moderate decrease in capacitance because this is a submicron channel device with significant gate-drain overlap capacitance.
At frequencies above 1 GHz, we observe a drop in the capacitance at accumulation bias. It is accompanied by a downward bend of the real part of ; see the right side of Fig. 2 . This is not due to a drop in the MOS capacitance, but rather the signature of a significant external series resistance. The origin is the well resistance , which results in a limited response time of bulk holes; see Fig. 3 . In this figure, we have explicitly separated the overlap regions, with capacitance and conductance , from the intrinsic or "channel" region with capacitance and conductance . In accumulation and depletion, charging and discharging of requires holes to move from the "channel" region to the ground connection through . This transport is limited by the characteristic delay time , which implies that the measurement frequency is restricted to (7) For the transistor under study, ps. As a result, the depletion and accumulation capacitances of are attenuated at frequencies above 1 GHz. Therefore, in this paper we present further analysis of data obtained at 1 GHz.
To find the intrinsic capacitance , we measured the -parameters of two devices with equal design except for the gate lengths, which were 130 and 180 nm. (In both cases, m.) From the difference of the obtained curves, we can establish the of a 50-nm channel segment. The capacitance of this segment is shown in Fig. 4 . A -model can now be fitted to these data to obtain the required MOS parameters. As an example, we fitted MOS Model 11 [11] over the full curve, which is also shown in the figure. Fit values were • 1.07 V flatband voltage; • 1.9 nm oxide thickness; • 2.6 10 cm gate doping; • 1.7 10 cm substrate doping (using no other fit parameters). These values are as expected for this 0.12 m CMOS process.
IV. RF-CV AND GATE LEAKAGE
The RF-CV measurement method can cope with a large gate leakage current. We fabricated RF transistors with high-leakage dielectrics in a research process flow (based on 0.18 m CMOS) using a different design of RF structures. These devices have a considerably higher , preventing the correct measurement of accumulation and depletion capacitance in the channel. In inversion, however, does not play a role while the gate leakage current is at its highest. Due to the special test structure design, the external resistance in inversion (being the sum of gate, channel, and source/drain resistance) is just below 1 , which adequately solves the measurement problems discussed in, e.g., [12] . Fig. 5 shows the measured inversion capacitance. was obtained Fig. 5 ) and fits poorly outside that region (due to a low quality factor). Given the fact that power and functionality requirements restrict the gate leakage in CMOS circuits to typically 1000 A/cm , the successful extraction of at gate currents exceeding this value shows that the presented methodology is well suited for the characterization of any dielectric that satisfies reasonable leakage specifications.
V. CONCLUSIONS
This paper presents the RF-CV methodology, which allows the measurement and analysis of capacitance-voltage curves even in the presence of gate leakage exceeding 1000 A/cm . On the basis of theoretical and experimental findings, design guidelines are formulated for RF capacitors. When these guidelines are followed, the appropriate Capacitance-Voltage characteristics are obtained around 1 GHz. These can be used for the extraction of MOS parameters such as (equivalent) oxide thickness, substrate doping concentration, and gate depletion. Since power and functionality requirements restrict the gate leakage in CMOS circuits to typically 1000 A/cm , the presented methodology is well suited for the characterization of any dielectric foreseen in future CMOS technologies.
